LLDB  mainline
ArchSpec.h
Go to the documentation of this file.
1 //===-- ArchSpec.h ----------------------------------------------*- C++ -*-===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 
9 #ifndef LLDB_UTILITY_ARCHSPEC_H
10 #define LLDB_UTILITY_ARCHSPEC_H
11 
14 #include "lldb/lldb-enumerations.h"
15 #include "lldb/lldb-forward.h"
17 #include "llvm/ADT/StringRef.h"
18 #include "llvm/ADT/Triple.h"
19 #include <cstddef>
20 #include <cstdint>
21 #include <string>
22 
23 namespace lldb_private {
24 
25 /// \class ArchSpec ArchSpec.h "lldb/Utility/ArchSpec.h" An architecture
26 /// specification class.
27 ///
28 /// A class designed to be created from a cpu type and subtype, a
29 /// string representation, or an llvm::Triple. Keeping all of the conversions
30 /// of strings to architecture enumeration values confined to this class
31 /// allows new architecture support to be added easily.
32 class ArchSpec {
33 public:
34  enum MIPSSubType {
48  };
49 
50  // Masks for the ases word of an ABI flags structure.
51  enum MIPSASE {
52  eMIPSAse_dsp = 0x00000001, // DSP ASE
53  eMIPSAse_dspr2 = 0x00000002, // DSP R2 ASE
54  eMIPSAse_eva = 0x00000004, // Enhanced VA Scheme
55  eMIPSAse_mcu = 0x00000008, // MCU (MicroController) ASE
56  eMIPSAse_mdmx = 0x00000010, // MDMX ASE
57  eMIPSAse_mips3d = 0x00000020, // MIPS-3D ASE
58  eMIPSAse_mt = 0x00000040, // MT ASE
59  eMIPSAse_smartmips = 0x00000080, // SmartMIPS ASE
60  eMIPSAse_virt = 0x00000100, // VZ ASE
61  eMIPSAse_msa = 0x00000200, // MSA ASE
62  eMIPSAse_mips16 = 0x00000400, // MIPS16 ASE
63  eMIPSAse_micromips = 0x00000800, // MICROMIPS ASE
64  eMIPSAse_xpa = 0x00001000, // XPA ASE
65  eMIPSAse_mask = 0x00001fff,
66  eMIPSABI_O32 = 0x00002000,
67  eMIPSABI_N32 = 0x00004000,
68  eMIPSABI_N64 = 0x00008000,
69  eMIPSABI_O64 = 0x00020000,
70  eMIPSABI_EABI32 = 0x00040000,
71  eMIPSABI_EABI64 = 0x00080000,
72  eMIPSABI_mask = 0x000ff000
73  };
74 
75  // MIPS Floating point ABI Values
76  enum MIPS_ABI_FP {
77  eMIPS_ABI_FP_ANY = 0x00000000,
78  eMIPS_ABI_FP_DOUBLE = 0x00100000, // hard float / -mdouble-float
79  eMIPS_ABI_FP_SINGLE = 0x00200000, // hard float / -msingle-float
80  eMIPS_ABI_FP_SOFT = 0x00300000, // soft float
81  eMIPS_ABI_FP_OLD_64 = 0x00400000, // -mips32r2 -mfp64
82  eMIPS_ABI_FP_XX = 0x00500000, // -mfpxx
83  eMIPS_ABI_FP_64 = 0x00600000, // -mips32r2 -mfp64
84  eMIPS_ABI_FP_64A = 0x00700000, // -mips32r2 -mfp64 -mno-odd-spreg
85  eMIPS_ABI_FP_mask = 0x00700000
86  };
87 
88  // ARM specific e_flags
89  enum ARMeflags {
90  eARM_abi_soft_float = 0x00000200,
91  eARM_abi_hard_float = 0x00000400
92  };
93 
94  enum RISCVeflags {
95  eRISCV_rvc = 0x00000001, /// RVC, +c
96  eRISCV_float_abi_soft = 0x00000000, /// soft float
97  eRISCV_float_abi_single = 0x00000002, /// single precision floating point, +f
98  eRISCV_float_abi_double = 0x00000004, /// double precision floating point, +d
99  eRISCV_float_abi_quad = 0x00000006, /// quad precision floating point, +q
100  eRISCV_float_abi_mask = 0x00000006,
101  eRISCV_rve = 0x00000008, /// RVE, +e
102  eRISCV_tso = 0x00000010, /// RVTSO (total store ordering)
103  };
104 
109  };
110 
111  enum Core {
128 
147 
168 
182 
186 
188 
190 
192 
197 
199  eCore_x86_64_x86_64h, // Haswell enabled x86_64
203 
206 
209 
210  eCore_arc, // little endian ARC
211 
213 
215 
217 
219  // The following constants are used for wildcard matching only
227 
230 
233 
236 
239 
242 
245 
248 
251 
254 
257 
260 
263 
264  };
265 
266  /// Default constructor.
267  ///
268  /// Default constructor that initializes the object with invalid cpu type
269  /// and subtype values.
270  ArchSpec();
271 
272  /// Constructor over triple.
273  ///
274  /// Constructs an ArchSpec with properties consistent with the given Triple.
275  explicit ArchSpec(const llvm::Triple &triple);
276  explicit ArchSpec(const char *triple_cstr);
277  explicit ArchSpec(llvm::StringRef triple_str);
278  /// Constructor over architecture name.
279  ///
280  /// Constructs an ArchSpec with properties consistent with the given object
281  /// type and architecture name.
282  explicit ArchSpec(ArchitectureType arch_type, uint32_t cpu_type,
283  uint32_t cpu_subtype);
284 
285  /// Destructor.
286  ~ArchSpec();
287 
288  /// Returns true if the OS, vendor and environment fields of the triple are
289  /// unset. The triple is expected to be normalized
290  /// (llvm::Triple::normalize).
291  static bool ContainsOnlyArch(const llvm::Triple &normalized_triple);
292 
293  static void ListSupportedArchNames(StringList &list);
294  static void AutoComplete(CompletionRequest &request);
295 
296  /// Returns a static string representing the current architecture.
297  ///
298  /// \return A static string corresponding to the current
299  /// architecture.
300  const char *GetArchitectureName() const;
301 
302  /// if MIPS architecture return true.
303  ///
304  /// \return a boolean value.
305  bool IsMIPS() const;
306 
307  /// Returns a string representing current architecture as a target CPU for
308  /// tools like compiler, disassembler etc.
309  ///
310  /// \return A string representing target CPU for the current
311  /// architecture.
313 
314  /// Return a string representing target application ABI.
315  ///
316  /// \return A string representing target application ABI.
317  std::string GetTargetABI() const;
318 
319  /// Clears the object state.
320  ///
321  /// Clears the object state back to a default invalid state.
322  void Clear();
323 
324  /// Returns the size in bytes of an address of the current architecture.
325  ///
326  /// \return The byte size of an address of the current architecture.
328 
329  /// Returns a machine family for the current architecture.
330  ///
331  /// \return An LLVM arch type.
332  llvm::Triple::ArchType GetMachine() const;
333 
334  /// Returns the distribution id of the architecture.
335  ///
336  /// This will be something like "ubuntu", "fedora", etc. on Linux.
337  ///
338  /// \return A ConstString ref containing the distribution id,
339  /// potentially empty.
341 
342  /// Set the distribution id of the architecture.
343  ///
344  /// This will be something like "ubuntu", "fedora", etc. on Linux. This
345  /// should be the same value returned by HostInfo::GetDistributionId ().
346  void SetDistributionId(const char *distribution_id);
347 
348  /// Tests if this ArchSpec is valid.
349  ///
350  /// \return True if the current architecture is valid, false
351  /// otherwise.
352  bool IsValid() const {
353  return m_core >= eCore_arm_generic && m_core < kNumCores;
354  }
355  explicit operator bool() const { return IsValid(); }
356 
358  return !m_triple.getVendorName().empty();
359  }
360 
361  bool TripleOSWasSpecified() const { return !m_triple.getOSName().empty(); }
362 
364  return m_triple.hasEnvironment();
365  }
366 
367  /// Merges fields from another ArchSpec into this ArchSpec.
368  ///
369  /// This will use the supplied ArchSpec to fill in any fields of the triple
370  /// in this ArchSpec which were unspecified. This can be used to refine a
371  /// generic ArchSpec with a more specific one. For example, if this
372  /// ArchSpec's triple is something like i386-unknown-unknown-unknown, and we
373  /// have a triple which is x64-pc-windows-msvc, then merging that triple
374  /// into this one will result in the triple i386-pc-windows-msvc.
375  ///
376  void MergeFrom(const ArchSpec &other);
377 
378  /// Change the architecture object type, CPU type and OS type.
379  ///
380  /// \param[in] arch_type The object type of this ArchSpec.
381  ///
382  /// \param[in] cpu The required CPU type.
383  ///
384  /// \param[in] os The optional OS type
385  /// The default value of 0 was chosen to from the ELF spec value
386  /// ELFOSABI_NONE. ELF is the only one using this parameter. If another
387  /// format uses this parameter and 0 does not work, use a value over
388  /// 255 because in the ELF header this is value is only a byte.
389  ///
390  /// \return True if the object, and CPU were successfully set.
391  ///
392  /// As a side effect, the vendor value is usually set to unknown. The
393  /// exceptions are
394  /// aarch64-apple-ios
395  /// arm-apple-ios
396  /// thumb-apple-ios
397  /// x86-apple-
398  /// x86_64-apple-
399  ///
400  /// As a side effect, the os value is usually set to unknown The exceptions
401  /// are
402  /// *-*-aix
403  /// aarch64-apple-ios
404  /// arm-apple-ios
405  /// thumb-apple-ios
406  /// powerpc-apple-darwin
407  /// *-*-freebsd
408  /// *-*-linux
409  /// *-*-netbsd
410  /// *-*-openbsd
411  /// *-*-solaris
412  bool SetArchitecture(ArchitectureType arch_type, uint32_t cpu, uint32_t sub,
413  uint32_t os = 0);
414 
415  /// Returns the byte order for the architecture specification.
416  ///
417  /// \return The endian enumeration for the current endianness of
418  /// the architecture specification
420 
421  /// Sets this ArchSpec's byte order.
422  ///
423  /// In the common case there is no need to call this method as the byte
424  /// order can almost always be determined by the architecture. However, many
425  /// CPU's are bi-endian (ARM, Alpha, PowerPC, etc) and the default/assumed
426  /// byte order may be incorrect.
427  void SetByteOrder(lldb::ByteOrder byte_order) { m_byte_order = byte_order; }
428 
430 
432 
433  Core GetCore() const { return m_core; }
434 
435  uint32_t GetMachOCPUType() const;
436 
438 
439  /// Architecture data byte width accessor
440  ///
441  /// \return the size in 8-bit (host) bytes of a minimum addressable unit
442  /// from the Architecture's data bus
443  uint32_t GetDataByteSize() const;
444 
445  /// Architecture code byte width accessor
446  ///
447  /// \return the size in 8-bit (host) bytes of a minimum addressable unit
448  /// from the Architecture's code bus
449  uint32_t GetCodeByteSize() const;
450 
451  /// Architecture triple accessor.
452  ///
453  /// \return A triple describing this ArchSpec.
454  llvm::Triple &GetTriple() { return m_triple; }
455 
456  /// Architecture triple accessor.
457  ///
458  /// \return A triple describing this ArchSpec.
459  const llvm::Triple &GetTriple() const { return m_triple; }
460 
461  void DumpTriple(llvm::raw_ostream &s) const;
462 
463  /// Architecture triple setter.
464  ///
465  /// Configures this ArchSpec according to the given triple. If the triple
466  /// has unknown components in all of the vendor, OS, and the optional
467  /// environment field (i.e. "i386-unknown-unknown") then default values are
468  /// taken from the host. Architecture and environment components are used
469  /// to further resolve the CPU type and subtype, endian characteristics,
470  /// etc.
471  ///
472  /// \return A triple describing this ArchSpec.
473  bool SetTriple(const llvm::Triple &triple);
474 
475  bool SetTriple(llvm::StringRef triple_str);
476 
477  /// Returns the default endianness of the architecture.
478  ///
479  /// \return The endian enumeration for the default endianness of
480  /// the architecture.
482 
483  /// Returns true if 'char' is a signed type by default in the architecture
484  /// false otherwise
485  ///
486  /// \return True if 'char' is a signed type by default on the
487  /// architecture and false otherwise.
488  bool CharIsSignedByDefault() const;
489 
491 
492  /// Compare this ArchSpec to another ArchSpec. \a match specifies the kind of
493  /// matching that is to be done. CompatibleMatch requires only a compatible
494  /// cpu type (e.g., armv7s is compatible with armv7). ExactMatch requires an
495  /// exact match (armv7s is not an exact match with armv7).
496  ///
497  /// \return true if the two ArchSpecs match.
498  bool IsMatch(const ArchSpec &rhs, MatchType match) const;
499 
500  /// Shorthand for IsMatch(rhs, ExactMatch).
501  bool IsExactMatch(const ArchSpec &rhs) const {
502  return IsMatch(rhs, ExactMatch);
503  }
504 
505  /// Shorthand for IsMatch(rhs, CompatibleMatch).
506  bool IsCompatibleMatch(const ArchSpec &rhs) const {
507  return IsMatch(rhs, CompatibleMatch);
508  }
509 
510  bool IsFullySpecifiedTriple() const;
511 
512  void PiecewiseTripleCompare(const ArchSpec &other, bool &arch_different,
513  bool &vendor_different, bool &os_different,
514  bool &os_version_different,
515  bool &env_different) const;
516 
517  /// Detect whether this architecture uses thumb code exclusively
518  ///
519  /// Some embedded ARM chips (e.g. the ARM Cortex M0-7 line) can only execute
520  /// the Thumb instructions, never Arm. We should normally pick up
521  /// arm/thumbness from their the processor status bits (cpsr/xpsr) or hints
522  /// on each function - but when doing bare-boards low level debugging
523  /// (especially common with these embedded processors), we may not have
524  /// those things easily accessible.
525  ///
526  /// \return true if this is an arm ArchSpec which can only execute Thumb
527  /// instructions
528  bool IsAlwaysThumbInstructions() const;
529 
530  uint32_t GetFlags() const { return m_flags; }
531 
532  void SetFlags(uint32_t flags) { m_flags = flags; }
533 
534  void SetFlags(const std::string &elf_abi);
535 
536 protected:
537  void UpdateCore();
538 
539  llvm::Triple m_triple;
542 
543  // Additional arch flags which we cannot get from triple and core For MIPS
544  // these are application specific extensions like micromips, mips16 etc.
546 
548 
549  // Called when m_def or m_entry are changed. Fills in all remaining members
550  // with default values.
551  void CoreUpdated(bool update_triple);
552 };
553 
554 /// \fn bool operator< (const ArchSpec& lhs, const ArchSpec& rhs) Less than
555 /// operator.
556 ///
557 /// Tests two ArchSpec objects to see if \a lhs is less than \a rhs.
558 ///
559 /// \param[in] lhs The Left Hand Side ArchSpec object to compare. \param[in]
560 /// rhs The Left Hand Side ArchSpec object to compare.
561 ///
562 /// \return true if \a lhs is less than \a rhs
563 bool operator<(const ArchSpec &lhs, const ArchSpec &rhs);
564 bool operator==(const ArchSpec &lhs, const ArchSpec &rhs);
565 
566 bool ParseMachCPUDashSubtypeTriple(llvm::StringRef triple_str, ArchSpec &arch);
567 
568 } // namespace lldb_private
569 
570 #endif // LLDB_UTILITY_ARCHSPEC_H
lldb_private::ArchSpec::GetMinimumOpcodeByteSize
uint32_t GetMinimumOpcodeByteSize() const
Definition: ArchSpec.cpp:915
list
MATCHES FreeBSD list(APPEND FBSDKERNEL_LIBS kvm) endif() if(NOT FBSDKERNEL_LIBS) message(STATUS "Skipping FreeBSDKernel plugin due to missing libfbsdvmcore") return() endif() add_lldb_library(lldbPluginProcessFreeBSDKernel PLUGIN ProcessFreeBSDKernel.cpp RegisterContextFreeBSDKernel_arm64.cpp RegisterContextFreeBSDKernel_i386.cpp RegisterContextFreeBSDKernel_x86_64.cpp ThreadFreeBSDKernel.cpp LINK_LIBS lldbCore lldbTarget $
Definition: Plugins/Process/FreeBSDKernel/CMakeLists.txt:6
lldb_private::ArchSpec::kCore_mips32el_first
@ kCore_mips32el_first
Definition: ArchSpec.h:252
lldb_private::ArchSpec::eCore_arm_armv7k
@ eCore_arm_armv7k
Definition: ArchSpec.h:124
lldb_private::ArchSpec::GetByteOrder
lldb::ByteOrder GetByteOrder() const
Returns the byte order for the architecture specification.
Definition: ArchSpec.cpp:729
lldb_private::ArchSpec::eMIPS_ABI_FP_DOUBLE
@ eMIPS_ABI_FP_DOUBLE
Definition: ArchSpec.h:78
lldb_private::ArchSpec::eRISCVSubType_unknown
@ eRISCVSubType_unknown
Definition: ArchSpec.h:106
lldb_private::ArchSpec::eMIPSSubType_mips64el
@ eMIPSSubType_mips64el
Definition: ArchSpec.h:45
lldb_private::ArchSpec
Definition: ArchSpec.h:32
lldb_private::ArchSpec::IsMIPS
bool IsMIPS() const
if MIPS architecture return true.
Definition: ArchSpec.cpp:542
lldb_private::ArchSpec::kCore_x86_64_first
@ kCore_x86_64_first
Definition: ArchSpec.h:243
lldb_private::ArchSpec::eMIPSABI_EABI64
@ eMIPSABI_EABI64
Definition: ArchSpec.h:71
lldb_private::ArchSpec::m_distribution_id
ConstString m_distribution_id
Definition: ArchSpec.h:547
lldb_private::ArchSpec::eCore_x86_32_i486
@ eCore_x86_32_i486
Definition: ArchSpec.h:194
lldb_private::ArchSpec::TripleVendorWasSpecified
bool TripleVendorWasSpecified() const
Definition: ArchSpec.h:357
lldb_private::ArchSpec::eRISCV_float_abi_single
@ eRISCV_float_abi_single
soft float
Definition: ArchSpec.h:97
lldb_private::ArchSpec::GetMaximumOpcodeByteSize
uint32_t GetMaximumOpcodeByteSize() const
Definition: ArchSpec.cpp:922
lldb_private::ArchSpec::eCore_arm_armv5
@ eCore_arm_armv5
Definition: ArchSpec.h:115
lldb_private::ArchSpec::kCore_mips_first
@ kCore_mips_first
Definition: ArchSpec.h:261
lldb_private::ArchSpec::GetMachine
llvm::Triple::ArchType GetMachine() const
Returns a machine family for the current architecture.
Definition: ArchSpec.cpp:666
lldb_private::ArchSpec::eCore_ppc_generic
@ eCore_ppc_generic
Definition: ArchSpec.h:169
lldb_private::ArchSpec::eCore_ppc_ppc603ev
@ eCore_ppc_ppc603ev
Definition: ArchSpec.h:174
lldb_private::ArchSpec::ArchSpec
ArchSpec()
Default constructor.
lldb_private::ArchSpec::eMIPSAse_mdmx
@ eMIPSAse_mdmx
Definition: ArchSpec.h:56
lldb_private::ArchSpec::eMIPSSubType_mips32r6
@ eMIPSSubType_mips32r6
Definition: ArchSpec.h:38
lldb_private::ArchSpec::m_flags
uint32_t m_flags
Definition: ArchSpec.h:545
lldb_private::ArchSpec::eCore_thumbv7
@ eCore_thumbv7
Definition: ArchSpec.h:135
lldb_private::ArchSpec::CoreUpdated
void CoreUpdated(bool update_triple)
Definition: ArchSpec.cpp:1056
lldb_private::ArchSpec::eCore_thumbv7k
@ eCore_thumbv7k
Definition: ArchSpec.h:137
lldb_private::ArchSpec::GetCore
Core GetCore() const
Definition: ArchSpec.h:433
lldb_private::ArchSpec::eCore_arm_xscale
@ eCore_arm_xscale
Definition: ArchSpec.h:127
lldb_private::ArchSpec::eRISCV_tso
@ eRISCV_tso
RVE, +e.
Definition: ArchSpec.h:102
lldb_private::ArchSpec::GetDefaultEndian
lldb::ByteOrder GetDefaultEndian() const
Returns the default endianness of the architecture.
Definition: ArchSpec.cpp:696
lldb_private::ArchSpec::eCore_s390x_generic
@ eCore_s390x_generic
Definition: ArchSpec.h:187
lldb_private::ArchSpec::ListSupportedArchNames
static void ListSupportedArchNames(StringList &list)
Definition: ArchSpec.cpp:257
lldb_private::ArchSpec::eRISCVSubType_riscv64
@ eRISCVSubType_riscv64
Definition: ArchSpec.h:108
lldb_private::ArchSpec::eCore_thumbv7f
@ eCore_thumbv7f
Definition: ArchSpec.h:138
lldb_private::ArchSpec::eMIPSAse_dspr2
@ eMIPSAse_dspr2
Definition: ArchSpec.h:53
lldb_private::ArchSpec::eMIPSSubType_mips64r2
@ eMIPSSubType_mips64r2
Definition: ArchSpec.h:43
lldb_private::ArchSpec::eCore_arm_armv7f
@ eCore_arm_armv7f
Definition: ArchSpec.h:122
lldb_private::ArchSpec::MergeFrom
void MergeFrom(const ArchSpec &other)
Merges fields from another ArchSpec into this ArchSpec.
Definition: ArchSpec.cpp:800
lldb_private::ArchSpec::ContainsOnlyArch
static bool ContainsOnlyArch(const llvm::Triple &normalized_triple)
Returns true if the OS, vendor and environment fields of the triple are unset.
Definition: ArchSpec.cpp:793
lldb_private::ArchSpec::eMIPS_ABI_FP_XX
@ eMIPS_ABI_FP_XX
Definition: ArchSpec.h:82
lldb_private::ArchSpec::ExactMatch
@ ExactMatch
Definition: ArchSpec.h:490
lldb_private::ArchSpec::eCore_wasm32
@ eCore_wasm32
Definition: ArchSpec.h:214
lldb_private::ArchSpec::kCore_ppc64_any
@ kCore_ppc64_any
Definition: ArchSpec.h:223
lldb_private::ArchSpec::eCore_arm_arm64
@ eCore_arm_arm64
Definition: ArchSpec.h:141
lldb_private::ArchSpec::kNumCores
@ kNumCores
Definition: ArchSpec.h:216
lldb_private::ArchSpec::kCore_mips_last
@ kCore_mips_last
Definition: ArchSpec.h:262
lldb_private::ArchSpec::GetFlags
uint32_t GetFlags() const
Definition: ArchSpec.h:530
lldb_private::ArchSpec::SetFlags
void SetFlags(uint32_t flags)
Definition: ArchSpec.h:532
lldb_private::ArchSpec::eCore_arm_armv4
@ eCore_arm_armv4
Definition: ArchSpec.h:113
lldb_private::ArchSpec::eCore_arm_armv6m
@ eCore_arm_armv6m
Definition: ArchSpec.h:119
lldb_private::ArchSpec::eMIPSSubType_mips32r6el
@ eMIPSSubType_mips32r6el
Definition: ArchSpec.h:41
lldb_private::ArchSpec::eMIPSAse_mcu
@ eMIPSAse_mcu
Definition: ArchSpec.h:55
lldb_private::ArchSpec::eMIPSSubType_mips32el
@ eMIPSSubType_mips32el
Definition: ArchSpec.h:39
lldb_private::ArchSpec::eCore_ppc_ppc7450
@ eCore_ppc_ppc7450
Definition: ArchSpec.h:180
lldb_private::ArchSpec::eCore_sparc9_generic
@ eCore_sparc9_generic
Definition: ArchSpec.h:191
lldb_private::ArchSpec::eCore_thumbv7m
@ eCore_thumbv7m
Definition: ArchSpec.h:139
lldb_private::ArchSpec::eCore_arc
@ eCore_arc
Definition: ArchSpec.h:210
lldb_private::ArchSpec::eRISCV_rvc
@ eRISCV_rvc
Definition: ArchSpec.h:95
lldb_private::ArchSpec::GetCodeByteSize
uint32_t GetCodeByteSize() const
Architecture code byte width accessor.
Definition: ArchSpec.cpp:662
lldb_private::ArchSpec::MIPSSubType
MIPSSubType
Definition: ArchSpec.h:34
lldb_private::ArchSpec::GetTriple
llvm::Triple & GetTriple()
Architecture triple accessor.
Definition: ArchSpec.h:454
lldb_private::ArchSpec::kCore_mips64_first
@ kCore_mips64_first
Definition: ArchSpec.h:255
lldb_private::ArchSpec::eCore_arm_armv5e
@ eCore_arm_armv5e
Definition: ArchSpec.h:116
lldb_private::ArchSpec::kCore_mips32el_last
@ kCore_mips32el_last
Definition: ArchSpec.h:253
lldb_private::ArchSpec::IsCompatibleMatch
bool IsCompatibleMatch(const ArchSpec &rhs) const
Shorthand for IsMatch(rhs, CompatibleMatch).
Definition: ArchSpec.h:506
lldb_private::ArchSpec::eCore_mips64
@ eCore_mips64
Definition: ArchSpec.h:158
lldb_private::ArchSpec::GetClangTargetCPU
std::string GetClangTargetCPU() const
Returns a string representing current architecture as a target CPU for tools like compiler,...
Definition: ArchSpec.cpp:580
lldb_private::ArchSpec::~ArchSpec
~ArchSpec()
Destructor.
lldb_private::ArchSpec::eRISCV_float_abi_mask
@ eRISCV_float_abi_mask
quad precision floating point, +q
Definition: ArchSpec.h:100
lldb-private-enumerations.h
CompletionRequest.h
lldb_private::ArchSpec::eCore_mips32r3
@ eCore_mips32r3
Definition: ArchSpec.h:150
lldb_private::ArchSpec::m_byte_order
lldb::ByteOrder m_byte_order
Definition: ArchSpec.h:541
lldb_private::ArchSpec::kCore_mips64_last
@ kCore_mips64_last
Definition: ArchSpec.h:256
lldb_private::ArchSpec::eCore_mips32el
@ eCore_mips32el
Definition: ArchSpec.h:153
lldb_private::ArchSpec::eRISCV_float_abi_soft
@ eRISCV_float_abi_soft
RVC, +c.
Definition: ArchSpec.h:96
lldb_private::ArchSpec::eCore_arm_armv8l
@ eCore_arm_armv8l
Definition: ArchSpec.h:143
lldb_private::ArchSpec::eCore_mips32r2
@ eCore_mips32r2
Definition: ArchSpec.h:149
lldb_private::ArchSpec::ARMeflags
ARMeflags
Definition: ArchSpec.h:89
lldb_private::ArchSpec::eCore_thumbv5
@ eCore_thumbv5
Definition: ArchSpec.h:131
lldb_private::ArchSpec::IsExactMatch
bool IsExactMatch(const ArchSpec &rhs) const
Shorthand for IsMatch(rhs, ExactMatch).
Definition: ArchSpec.h:501
lldb_private::ArchSpec::eCore_ppc_ppc602
@ eCore_ppc_ppc602
Definition: ArchSpec.h:171
lldb_private::ArchSpec::Core
Core
Definition: ArchSpec.h:111
lldb_private::ArchSpec::eMIPSAse_mt
@ eMIPSAse_mt
Definition: ArchSpec.h:58
lldb_private::ArchSpec::eMIPSAse_mask
@ eMIPSAse_mask
Definition: ArchSpec.h:65
lldb_private::ArchSpec::eCore_riscv64
@ eCore_riscv64
Definition: ArchSpec.h:205
lldb_private::ArchSpec::eCore_ppc64_generic
@ eCore_ppc64_generic
Definition: ArchSpec.h:184
lldb_private::ArchSpec::DumpTriple
void DumpTriple(llvm::raw_ostream &s) const
Definition: ArchSpec.cpp:1458
lldb_private::ArchSpec::kCore_mips64el_last
@ kCore_mips64el_last
Definition: ArchSpec.h:259
lldb_private::ArchSpec::eMIPS_ABI_FP_mask
@ eMIPS_ABI_FP_mask
Definition: ArchSpec.h:85
lldb_private::ArchSpec::eCore_uknownMach64
@ eCore_uknownMach64
Definition: ArchSpec.h:208
lldb_private::operator==
bool operator==(const Address &lhs, const Address &rhs)
Definition: Address.cpp:1016
lldb_private::ArchSpec::eCore_hexagon_hexagonv4
@ eCore_hexagon_hexagonv4
Definition: ArchSpec.h:201
lldb_private::ArchSpec::GetMachOCPUType
uint32_t GetMachOCPUType() const
Definition: ArchSpec.cpp:634
lldb_private::ArchSpec::RISCVeflags
RISCVeflags
Definition: ArchSpec.h:94
bool
lldb_private::ArchSpec::eMIPSABI_mask
@ eMIPSABI_mask
Definition: ArchSpec.h:72
lldb_private::ArchSpec::kCore_hexagon_last
@ kCore_hexagon_last
Definition: ArchSpec.h:247
lldb_private::ArchSpec::eCore_arm_armv6
@ eCore_arm_armv6
Definition: ArchSpec.h:118
lldb_private::ArchSpec::kCore_invalid
@ kCore_invalid
Definition: ArchSpec.h:218
lldb_private::ArchSpec::m_triple
llvm::Triple m_triple
Definition: ArchSpec.h:539
lldb_private::ArchSpec::eMIPSSubType_mips64r6
@ eMIPSSubType_mips64r6
Definition: ArchSpec.h:44
lldb_private::ArchSpec::eCore_mips64r6el
@ eCore_mips64r6el
Definition: ArchSpec.h:167
lldb_private::ArchSpec::SetDistributionId
void SetDistributionId(const char *distribution_id)
Set the distribution id of the architecture.
Definition: ArchSpec.cpp:678
lldb_private::ArchSpec::eCore_ppc_ppc603
@ eCore_ppc_ppc603
Definition: ArchSpec.h:172
lldb_private::ArchSpec::eCore_mips64r2
@ eCore_mips64r2
Definition: ArchSpec.h:159
lldb_private::ArchSpec::SetTriple
bool SetTriple(const llvm::Triple &triple)
Architecture triple setter.
Definition: ArchSpec.cpp:738
lldb_private::ArchSpec::eCore_mips64r3
@ eCore_mips64r3
Definition: ArchSpec.h:160
lldb_private::ArchSpec::eCore_x86_64_x86_64h
@ eCore_x86_64_x86_64h
Definition: ArchSpec.h:199
lldb_private::ArchSpec::eMIPS_ABI_FP_SOFT
@ eMIPS_ABI_FP_SOFT
Definition: ArchSpec.h:80
lldb_private::ArchSpec::kCore_ppc_first
@ kCore_ppc_first
Definition: ArchSpec.h:234
lldb_private::ArchSpec::kCore_x86_64_last
@ kCore_x86_64_last
Definition: ArchSpec.h:244
lldb_private::ArchSpec::eCore_ppc_ppc7400
@ eCore_ppc_ppc7400
Definition: ArchSpec.h:179
lldb_private::ArchSpec::eCore_arm_armv7
@ eCore_arm_armv7
Definition: ArchSpec.h:120
lldb_private::ArchSpec::eCore_uknownMach32
@ eCore_uknownMach32
Definition: ArchSpec.h:207
lldb_private::ArchSpec::eMIPSAse_dsp
@ eMIPSAse_dsp
Definition: ArchSpec.h:52
lldb_private::StringList
Definition: StringList.h:26
lldb_private::ConstString
Definition: ConstString.h:39
lldb-enumerations.h
lldb_private::ArchSpec::eARM_abi_soft_float
@ eARM_abi_soft_float
Definition: ArchSpec.h:90
lldb_private::ArchSpec::eCore_arm_armv7m
@ eCore_arm_armv7m
Definition: ArchSpec.h:125
lldb_private::ArchSpec::eCore_arm_armv8
@ eCore_arm_armv8
Definition: ArchSpec.h:142
lldb_private::ArchSpec::kCore_any
@ kCore_any
Definition: ArchSpec.h:220
lldb_private::ArchSpec::eCore_thumbv5e
@ eCore_thumbv5e
Definition: ArchSpec.h:132
lldb_private::ArchSpec::GetMachOCPUSubType
uint32_t GetMachOCPUSubType() const
Definition: ArchSpec.cpp:646
lldb_private::ArchSpec::eCore_mips32r2el
@ eCore_mips32r2el
Definition: ArchSpec.h:154
lldb_private::ArchSpec::eCore_x86_32_i386
@ eCore_x86_32_i386
Definition: ArchSpec.h:193
lldb_private::ArchSpec::kCore_mips32_first
@ kCore_mips32_first
Definition: ArchSpec.h:249
lldb_private::ArchSpec::eMIPSSubType_mips64r2el
@ eMIPSSubType_mips64r2el
Definition: ArchSpec.h:46
lldb_private::ArchSpec::MIPS_ABI_FP
MIPS_ABI_FP
Definition: ArchSpec.h:76
lldb_private::ArchSpec::eMIPSSubType_mips32r2
@ eMIPSSubType_mips32r2
Definition: ArchSpec.h:37
lldb_private::ArchSpec::eCore_thumbv7em
@ eCore_thumbv7em
Definition: ArchSpec.h:140
lldb_private::ArchSpec::AutoComplete
static void AutoComplete(CompletionRequest &request)
Definition: ArchSpec.cpp:262
lldb_private::ArchSpec::TripleOSWasSpecified
bool TripleOSWasSpecified() const
Definition: ArchSpec.h:361
lldb_private::ArchSpec::eCore_ppc64_ppc970_64
@ eCore_ppc64_ppc970_64
Definition: ArchSpec.h:185
lldb_private::ArchSpec::eCore_hexagon_generic
@ eCore_hexagon_generic
Definition: ArchSpec.h:200
lldb_private::ArchSpec::eCore_mips64r5el
@ eCore_mips64r5el
Definition: ArchSpec.h:166
lldb_private::ArchSpec::eCore_arm_armv7em
@ eCore_arm_armv7em
Definition: ArchSpec.h:126
lldb_private::ArchSpec::IsMatch
bool IsMatch(const ArchSpec &rhs, MatchType match) const
Compare this ArchSpec to another ArchSpec.
Definition: ArchSpec.cpp:960
lldb_private::ArchSpec::kCore_thumb_last
@ kCore_thumb_last
Definition: ArchSpec.h:232
lldb_private::ArchSpec::kCore_ppc_any
@ kCore_ppc_any
Definition: ArchSpec.h:222
lldb_private::ArchSpec::eMIPSAse_smartmips
@ eMIPSAse_smartmips
Definition: ArchSpec.h:59
lldb_private::ArchSpec::eCore_mips64el
@ eCore_mips64el
Definition: ArchSpec.h:163
string
string(SUBSTRING ${p} 10 -1 pStripped) if($
Definition: Plugins/CMakeLists.txt:40
lldb_private::ArchSpec::eMIPSAse_virt
@ eMIPSAse_virt
Definition: ArchSpec.h:60
lldb_private::ArchSpec::eCore_mips64r2el
@ eCore_mips64r2el
Definition: ArchSpec.h:164
lldb_private::ArchSpec::eCore_mips64r6
@ eCore_mips64r6
Definition: ArchSpec.h:162
lldb_private::ArchSpec::IsValid
bool IsValid() const
Tests if this ArchSpec is valid.
Definition: ArchSpec.h:352
lldb_private::ArchSpec::eCore_mips64r3el
@ eCore_mips64r3el
Definition: ArchSpec.h:165
lldb_private::ArchSpec::eCore_arm_generic
@ eCore_arm_generic
Definition: ArchSpec.h:112
lldb_private::ArchSpec::eMIPSSubType_mips64r6el
@ eMIPSSubType_mips64r6el
Definition: ArchSpec.h:47
lldb_private::ArchSpec::eMIPSSubType_mips32r2el
@ eMIPSSubType_mips32r2el
Definition: ArchSpec.h:40
lldb_private::ArchSpec::eMIPSABI_N64
@ eMIPSABI_N64
Definition: ArchSpec.h:68
lldb_private::ArchSpec::eMIPSABI_EABI32
@ eMIPSABI_EABI32
Definition: ArchSpec.h:70
lldb_private::ArchSpec::kCore_ppc_last
@ kCore_ppc_last
Definition: ArchSpec.h:235
lldb_private::ArchSpec::GetAddressByteSize
uint32_t GetAddressByteSize() const
Returns the size in bytes of an address of the current architecture.
Definition: ArchSpec.cpp:682
lldb_private::ArchSpec::TripleEnvironmentWasSpecified
bool TripleEnvironmentWasSpecified() const
Definition: ArchSpec.h:363
lldb_private::ArchSpec::eRISCV_float_abi_quad
@ eRISCV_float_abi_quad
double precision floating point, +d
Definition: ArchSpec.h:99
lldb_private::ArchSpec::kCore_thumb_first
@ kCore_thumb_first
Definition: ArchSpec.h:231
lldb_private::ArchSpec::eMIPSABI_O64
@ eMIPSABI_O64
Definition: ArchSpec.h:69
lldb_private::ArchSpec::kCore_mips64el_first
@ kCore_mips64el_first
Definition: ArchSpec.h:258
lldb_private::ArchSpec::eMIPS_ABI_FP_OLD_64
@ eMIPS_ABI_FP_OLD_64
Definition: ArchSpec.h:81
lldb_private::ArchitectureType
ArchitectureType
Definition: lldb-private-enumerations.h:61
lldb_private::ArchSpec::SetArchitecture
bool SetArchitecture(ArchitectureType arch_type, uint32_t cpu, uint32_t sub, uint32_t os=0)
Change the architecture object type, CPU type and OS type.
Definition: ArchSpec.cpp:842
lldb_private::ArchSpec::eCore_x86_32_i486sx
@ eCore_x86_32_i486sx
Definition: ArchSpec.h:195
lldb_private::ArchSpec::eCore_mips32r5el
@ eCore_mips32r5el
Definition: ArchSpec.h:156
lldb_private::ArchSpec::eCore_thumbv4t
@ eCore_thumbv4t
Definition: ArchSpec.h:130
lldb_private::ArchSpec::eCore_ppc_ppc970
@ eCore_ppc_ppc970
Definition: ArchSpec.h:181
lldb_private::ArchSpec::SetByteOrder
void SetByteOrder(lldb::ByteOrder byte_order)
Sets this ArchSpec's byte order.
Definition: ArchSpec.h:427
lldb_private::ArchSpec::eCore_thumbv6m
@ eCore_thumbv6m
Definition: ArchSpec.h:134
lldb_private::ArchSpec::eMIPSAse_eva
@ eMIPSAse_eva
Definition: ArchSpec.h:54
lldb_private::ArchSpec::eCore_mips64r5
@ eCore_mips64r5
Definition: ArchSpec.h:161
lldb_private::ArchSpec::kCore_mips32_last
@ kCore_mips32_last
Definition: ArchSpec.h:250
lldb_private::ArchSpec::GetArchitectureName
const char * GetArchitectureName() const
Returns a static string representing the current architecture.
Definition: ArchSpec.cpp:535
lldb::eByteOrderInvalid
@ eByteOrderInvalid
Definition: lldb-enumerations.h:139
lldb_private::ArchSpec::eCore_thumbv6
@ eCore_thumbv6
Definition: ArchSpec.h:133
lldb_private::ArchSpec::eCore_ppc64le_generic
@ eCore_ppc64le_generic
Definition: ArchSpec.h:183
lldb_private::ArchSpec::PiecewiseTripleCompare
void PiecewiseTripleCompare(const ArchSpec &other, bool &arch_different, bool &vendor_different, bool &os_different, bool &os_version_different, bool &env_different) const
Definition: ArchSpec.cpp:1414
lldb_private::ArchSpec::eMIPSAse_mips3d
@ eMIPSAse_mips3d
Definition: ArchSpec.h:57
uint32_t
lldb_private::ArchSpec::kCore_ppc64_last
@ kCore_ppc64_last
Definition: ArchSpec.h:238
lldb_private::ArchSpec::eMIPS_ABI_FP_64A
@ eMIPS_ABI_FP_64A
Definition: ArchSpec.h:84
lldb_private::ArchSpec::IsAlwaysThumbInstructions
bool IsAlwaysThumbInstructions() const
Detect whether this architecture uses thumb code exclusively.
Definition: ArchSpec.cpp:1431
lldb_private::ArchSpec::eCore_arm_armv7s
@ eCore_arm_armv7s
Definition: ArchSpec.h:123
lldb_private::ArchSpec::eMIPSABI_N32
@ eMIPSABI_N32
Definition: ArchSpec.h:67
lldb_private::ArchSpec::kCore_hexagon_any
@ kCore_hexagon_any
Definition: ArchSpec.h:226
lldb_private::ArchSpec::MatchType
MatchType
Definition: ArchSpec.h:490
lldb_private::ArchSpec::eMIPS_ABI_FP_SINGLE
@ eMIPS_ABI_FP_SINGLE
Definition: ArchSpec.h:79
lldb_private::ArchSpec::eMIPSSubType_unknown
@ eMIPSSubType_unknown
Definition: ArchSpec.h:35
lldb_private::ArchSpec::eCore_arm_armv5t
@ eCore_arm_armv5t
Definition: ArchSpec.h:117
lldb_private::ArchSpec::eCore_ppc_ppc601
@ eCore_ppc_ppc601
Definition: ArchSpec.h:170
lldb_private::ArchSpec::eCore_arm_arm64_32
@ eCore_arm_arm64_32
Definition: ArchSpec.h:145
lldb_private::ArchSpec::UpdateCore
void UpdateCore()
Definition: ArchSpec.cpp:1039
lldb_private::ArchSpec::eRISCV_rve
@ eRISCV_rve
Definition: ArchSpec.h:101
lldb_private::ArchSpec::eCore_mips32r6el
@ eCore_mips32r6el
Definition: ArchSpec.h:157
lldb_private::operator<
bool operator<(const Address &lhs, const Address &rhs)
Definition: Address.cpp:985
lldb_private::ArchSpec::CharIsSignedByDefault
bool CharIsSignedByDefault() const
Returns true if 'char' is a signed type by default in the architecture false otherwise.
Definition: ArchSpec.cpp:703
lldb_private::ArchSpec::kCore_x86_32_first
@ kCore_x86_32_first
Definition: ArchSpec.h:240
lldb_private::ArchSpec::eMIPSAse_mips16
@ eMIPSAse_mips16
Definition: ArchSpec.h:62
lldb_private::ArchSpec::eMIPSAse_xpa
@ eMIPSAse_xpa
Definition: ArchSpec.h:64
lldb_private::ArchSpec::eCore_arm_aarch64
@ eCore_arm_aarch64
Definition: ArchSpec.h:146
lldb_private::ArchSpec::GetDataByteSize
uint32_t GetDataByteSize() const
Architecture data byte width accessor.
Definition: ArchSpec.cpp:658
lldb-forward.h
lldb_private::ArchSpec::eCore_ppc_ppc604
@ eCore_ppc_ppc604
Definition: ArchSpec.h:175
lldb_private::ArchSpec::eMIPS_ABI_FP_64
@ eMIPS_ABI_FP_64
Definition: ArchSpec.h:83
lldb_private::ArchSpec::GetTriple
const llvm::Triple & GetTriple() const
Architecture triple accessor.
Definition: ArchSpec.h:459
lldb_private::ArchSpec::kCore_x86_32_any
@ kCore_x86_32_any
Definition: ArchSpec.h:224
lldb_private::ArchSpec::eCore_mips32r6
@ eCore_mips32r6
Definition: ArchSpec.h:152
lldb_private::ArchSpec::eMIPSAse_msa
@ eMIPSAse_msa
Definition: ArchSpec.h:61
lldb_private::ArchSpec::RISCVSubType
RISCVSubType
Definition: ArchSpec.h:105
lldb_private::ArchSpec::kCore_x86_32_last
@ kCore_x86_32_last
Definition: ArchSpec.h:241
lldb_private
A class that represents a running process on the host machine.
Definition: SBCommandInterpreterRunOptions.h:16
lldb_private::ArchSpec::kCore_ppc64_first
@ kCore_ppc64_first
Definition: ArchSpec.h:237
lldb_private::ArchSpec::eCore_avr
@ eCore_avr
Definition: ArchSpec.h:212
lldb_private::ArchSpec::eMIPS_ABI_FP_ANY
@ eMIPS_ABI_FP_ANY
Definition: ArchSpec.h:77
lldb_private::ArchSpec::kCore_arm_any
@ kCore_arm_any
Definition: ArchSpec.h:221
lldb_private::ArchSpec::eCore_mips32
@ eCore_mips32
Definition: ArchSpec.h:148
lldb_private::ArchSpec::eARM_abi_hard_float
@ eARM_abi_hard_float
Definition: ArchSpec.h:91
lldb_private::ArchSpec::eCore_ppc_ppc620
@ eCore_ppc_ppc620
Definition: ArchSpec.h:177
lldb_private::ArchSpec::eCore_sparc_generic
@ eCore_sparc_generic
Definition: ArchSpec.h:189
lldb_private::ArchSpec::eCore_x86_64_x86_64
@ eCore_x86_64_x86_64
Definition: ArchSpec.h:198
lldb_private::ArchSpec::eCore_x86_32_i686
@ eCore_x86_32_i686
Definition: ArchSpec.h:196
lldb_private::ArchSpec::eMIPSAse_micromips
@ eMIPSAse_micromips
Definition: ArchSpec.h:63
lldb_private::ArchSpec::GetTargetABI
std::string GetTargetABI() const
Return a string representing target application ABI.
Definition: ArchSpec.cpp:544
lldb_private::ArchSpec::eMIPSSubType_mips32
@ eMIPSSubType_mips32
Definition: ArchSpec.h:36
ConstString.h
lldb_private::ArchSpec::CompatibleMatch
@ CompatibleMatch
Definition: ArchSpec.h:490
lldb_private::ArchSpec::eCore_arm_arm64e
@ eCore_arm_arm64e
Definition: ArchSpec.h:144
lldb_private::ArchSpec::eCore_thumb
@ eCore_thumb
Definition: ArchSpec.h:129
lldb_private::ParseMachCPUDashSubtypeTriple
bool ParseMachCPUDashSubtypeTriple(llvm::StringRef triple_str, ArchSpec &arch)
Definition: ArchSpec.cpp:744
lldb_private::ArchSpec::eCore_mips32r3el
@ eCore_mips32r3el
Definition: ArchSpec.h:155
lldb_private::ArchSpec::eCore_ppc_ppc603e
@ eCore_ppc_ppc603e
Definition: ArchSpec.h:173
lldb_private::ArchSpec::GetDistributionId
ConstString GetDistributionId() const
Returns the distribution id of the architecture.
Definition: ArchSpec.cpp:674
lldb_private::ArchSpec::eCore_arm_armv7l
@ eCore_arm_armv7l
Definition: ArchSpec.h:121
lldb_private::ArchSpec::eCore_arm_armv4t
@ eCore_arm_armv4t
Definition: ArchSpec.h:114
lldb_private::ArchSpec::Clear
void Clear()
Clears the object state.
Definition: ArchSpec.cpp:524
lldb_private::ArchSpec::eCore_hexagon_hexagonv5
@ eCore_hexagon_hexagonv5
Definition: ArchSpec.h:202
lldb_private::ArchSpec::IsFullySpecifiedTriple
bool IsFullySpecifiedTriple() const
Definition: ArchSpec.cpp:1399
lldb_private::ArchSpec::eMIPSSubType_mips64
@ eMIPSSubType_mips64
Definition: ArchSpec.h:42
lldb_private::ArchSpec::eRISCV_float_abi_double
@ eRISCV_float_abi_double
single precision floating point, +f
Definition: ArchSpec.h:98
lldb_private::ArchSpec::kCore_arm_last
@ kCore_arm_last
Definition: ArchSpec.h:229
lldb_private::ArchSpec::eCore_ppc_ppc604e
@ eCore_ppc_ppc604e
Definition: ArchSpec.h:176
lldb_private::ArchSpec::eCore_mips32r5
@ eCore_mips32r5
Definition: ArchSpec.h:151
lldb_private::ArchSpec::eMIPSABI_O32
@ eMIPSABI_O32
Definition: ArchSpec.h:66
lldb_private::ArchSpec::eCore_riscv32
@ eCore_riscv32
Definition: ArchSpec.h:204
lldb_private::ArchSpec::MIPSASE
MIPSASE
Definition: ArchSpec.h:51
lldb_private::ArchSpec::m_core
Core m_core
Definition: ArchSpec.h:540
lldb_private::ArchSpec::kCore_hexagon_first
@ kCore_hexagon_first
Definition: ArchSpec.h:246
lldb_private::ArchSpec::kCore_x86_64_any
@ kCore_x86_64_any
Definition: ArchSpec.h:225
lldb_private::ArchSpec::kCore_arm_first
@ kCore_arm_first
Definition: ArchSpec.h:228
lldb_private::CompletionRequest
Definition: CompletionRequest.h:100
lldb_private::ArchSpec::eCore_thumbv7s
@ eCore_thumbv7s
Definition: ArchSpec.h:136
lldb::ByteOrder
ByteOrder
Byte ordering definitions.
Definition: lldb-enumerations.h:138
lldb_private::ArchSpec::eCore_ppc_ppc750
@ eCore_ppc_ppc750
Definition: ArchSpec.h:178
lldb_private::ArchSpec::eRISCVSubType_riscv32
@ eRISCVSubType_riscv32
Definition: ArchSpec.h:107